Logo
Explore Help
Sign In
peisongxiao/rose
1
0
Fork 0
You've already forked rose
Code Issues Pull Requests Actions Packages Projects Releases Activity
13 Commits 1 Branch 0 Tags
bbb38a4022fb8641953d95aa28f8889dabbcc30e
Commit Graph

8 Commits

Author SHA1 Message Date
Peisong Xiao
0c85e77161 minor fix in wording of the devlog 2025-06-07 01:08:28 -04:00
Peisong Xiao
33aaa43fa0 completed fabric logic (untested) 2025-06-07 01:01:00 -04:00
Peisong Xiao
a94823b44a finished the hub's logic, half done with the interfaces, and hopefully working on pi logic soon 2025-06-05 22:38:26 -04:00
Peisong Xiao
f61de84b4a work in progress, major overhaul for design, see devlogs for details. Also added the first version of the style guide 2025-05-29 00:18:06 -04:00
Peisong Xiao
dac3140829 heavy work in progress 2025-05-21 21:04:57 -04:00
Peisong Xiao
1f7c47a1fb WORKING PROGRESS. revamped the files and naming, so git is a bit confused
mem_hub.sv -> hub.sv
spi_slave.sv -> interface.sv
2025-05-17 22:06:41 -04:00
Peisong Xiao
b26a716ccf began work on the central routing logic, updated some documentation 2025-05-14 22:27:40 -04:00
Peisong Xiao
24bf28db9d initial commit: figuring out SPI on the Tang Primer 20K, already 3 devlogs, will commit on a per-devlog/document change basis 2025-05-11 00:35:24 -04:00
Powered by Gitea Version: 1.24.2 Page: 28ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API