Logo
Explore Help
Sign In
peisongxiao/rose
1
0
Fork 0
You've already forked rose
Code Issues Pull Requests Actions Packages Projects Releases Activity
Files
1f7c47a1fb777eaa42e9d4c238b9b91bbed9b787
rose/devlog
History
Peisong Xiao 1f7c47a1fb WORKING PROGRESS. revamped the files and naming, so git is a bit confused
mem_hub.sv -> hub.sv
spi_slave.sv -> interface.sv
2025-05-17 22:06:41 -04:00
..
2025-05-03-SPI-slave-implementation.md
initial commit: figuring out SPI on the Tang Primer 20K, already 3 devlogs, will commit on a per-devlog/document change basis
2025-05-11 00:35:24 -04:00
2025-05-04-Stalling.md
initial commit: figuring out SPI on the Tang Primer 20K, already 3 devlogs, will commit on a per-devlog/document change basis
2025-05-11 00:35:24 -04:00
2025-05-10-Back-on-track.md
initial commit: figuring out SPI on the Tang Primer 20K, already 3 devlogs, will commit on a per-devlog/document change basis
2025-05-11 00:35:24 -04:00
2025-05-13-Fabric-logic.md
began work on the central routing logic, updated some documentation
2025-05-14 22:27:40 -04:00
2025-05-17-Routing-logic.md
WORKING PROGRESS. revamped the files and naming, so git is a bit confused
2025-05-17 22:06:41 -04:00
Powered by Gitea Version: 1.24.2 Page: 51ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API