Logo
Explore Help
Sign In
peisongxiao/rose
1
0
Fork 0
You've already forked rose
Code Issues Pull Requests Actions Packages Projects Releases Activity
4 Commits 1 Branch 0 Tags
1f7c47a1fb777eaa42e9d4c238b9b91bbed9b787
Commit Graph

4 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Peisong Xiao
1f7c47a1fb WORKING PROGRESS. revamped the files and naming, so git is a bit confused
mem_hub.sv -> hub.sv
spi_slave.sv -> interface.sv
2025-05-17 22:06:41 -04:00
Peisong Xiao
a83a8f9f95 Fix: indent to 4 spaces (3 spaces is pure evil) 2025-05-15 20:03:54 -04:00
Peisong Xiao
b26a716ccf began work on the central routing logic, updated some documentation 2025-05-14 22:27:40 -04:00
Peisong Xiao
24bf28db9d initial commit: figuring out SPI on the Tang Primer 20K, already 3 devlogs, will commit on a per-devlog/document change basis 2025-05-11 00:35:24 -04:00
Powered by Gitea Version: 1.24.2 Page: 16ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API