peisongxiao/rose
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Activity

refined goal in README

Browse Source
This commit is contained in:
Peisong Xiao
2025-07-05 22:42:53 -04:00
parent ce1949adc0
commit a184a78ba3
1 changed files with 7 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
README.md
View File

@ -35,9 +35,13 @@ memory-mapped, zero-copy semantics — on affordable, widely accessible
hardware. hardware.
## The goal ## The goal
To explore systems-level design, test automation and test-driven To build a mock system of real-world scale-up networks with cheap
development cycles, and high-performance data movement through hardware. Aiming at better performance than non-RDMA enabled
hardware-software co-design. Ethernet systems.
And as a school project, to explore systems-level design, test
automation and test-driven development cycles, and high-
performance data movement through hardware-software co-design.
## Getting started ## Getting started
### Requirements ### Requirements